

DESIGN AND IMPLEMENTATION OF OFFSET ERROR CANCELLING USING HIGH SPEED FLASH ADC

A Prabakaran¹, Dr R Harikumar², Dr P Sampath³, S Gandhiraj⁴, K Silambarasan⁵

PG scholar, Department of ECE, Bannari Amman Institute of Technology, Erode, India ^{1,4,5}

Professor, Department of ECE, Bannari Amman Institute of Technology, Erode, India ²

Associate Professor, Department of ECE, Bannari Amman Institute of Technology, Erode, India ³

Abstract: The performance of Flash Analog- to-Digital converter is greatly influenced by the choice of Comparator and Thermometer-to- Binary encoder design. The work describes the design and pre-simulation of a , 3bit and an 4bit analog to digital converter for low power CMOS. It requires 2^N-1 comparators, an encoder to convert thermometer code to binary code. The design is simulated in cadence environment using spectre simulator under 90nm technology. The pre simulation results for the design shows a low power dissipation of 87uw for the comparator and 1.05mW and 1.984mW power dissipation for 3-bit and 4-bit Flash ADC respectively. The circuit operates with an input frequency of 25MHz and 1.5V supply with a conversion time of 2.162ns and 6.182ns for 3-bit and 4-bit ADC respectively.

Keywords: Low-power, CMOS comparator, Flash ADC, Thermometer encoder.

I. INTRODUCTION

An analog-to-digital converter (ADC) is a device that converts the input continuous physical quantity to a digital number that represents the quantity's amplitude. The result is a sequence of digital values that have converted a continuous-time and continuous-amplitude analog signal to a discrete-time and discrete-amplitude digital signal. A direct-conversion ADC or flash ADC has a bank of comparators sampling the input signal in parallel, each firing for their decoded voltage range. The comparator bank feeds an encoder logic circuit that generates a code for each voltage range.




Figure 1: N-Bit Flash ADC

II. PROPOSED SYSTEM

2. FLASH CONVERTER

Flash ADCs (sometimes called parallel ADCs) are the fastest type of ADC and use large numbers of comparators. The input signal is applied to all the comparators at once, so the thermometer output is delayed by only one comparator delay from the input, and the encoder N-bit output by only a few gate delays on top of that, so the process is very fast. An N-bit flash ADC consists of 2^N resistors and 2^N-1 comparators arranged as in Figure Fig 1. Each comparator has a reference voltage which is 1 LSB higher than that of the one below it in the chain. For a given input voltage, all the comparators below a certain point will have their input voltage larger than their reference voltage and a "1" logic output, and all the comparators above that point will have a reference voltage larger than the input voltage and a "0" logic output. The 2^N-1 comparator outputs therefore behave in a way analogous to a mercury thermometer, and the output code at this point is sometimes called a thermometer code. Since 2^N-1 data outputs are not really practical, they are processed by a decoder to generate an N-bit binary output.

The architecture uses large numbers of resistors and comparators and is limited to low resolutions, and if it is to be fast, each comparator must run at relatively high power levels. Hence, the problems of flash ADCs include limited resolution, high power dissipation because of the large number of high speed comparators and relatively large (and therefore expensive) chip sizes. In addition, the resistance of the reference resistor chain must be kept low to supply adequate bias current to the fast comparators.

2.1 Comparator

The low power comparator circuit used in the design of Flash ADC is shown in fig 2 which is proposed. This circuit uses a preamplifier and a latch stage. In the preamplifier stage to achieve an acceptable gain the input differential pair uses NMOS transistors and the load uses PMOS transistors. The latch stage consists of two inverters which are connected in a back to back fashion forming a differential comparator and an NMOS transistor is connected between the two differential nodes of the latch. The design was implemented in cadence using 180nm technology. In our proposed work pre-simulation results are shown using 90nm technology.




Fig 7: Schematic view of 3bit ADC




Fig 8: Output Waveform of 3bit ADC




Fig 9: SNDR, SFDR vs Sampling Frequency

References	Technology	Power dissipation	Voltage
[4]	350nm	200nW	2V
[5]	250nm	153nW	1.8V
[6]	180nm	132.7nW	2V
Proposed work	90nm	87nW	1.5V

Table 3: Comparison of Present work with earlier works for comparator

References	Technology	Resolution	Power dissipation	Voltage
[11]	350nm	6-bit	4.36mW	3.3V
Proposed work	90nm	3-bit	1.05mW	1.5V
Proposed work	90nm	4-bit	1.984mW	1.5V

Table 4: Comparison of Present work with earlier works for ADC

IV. CONCLUSIONS

The problem of flash ADCs lies with limited resolution, high power dissipation because of the large number of high speed comparator. In this regard an attempt is made to design low-power 3bit and 4bit ADCs. The design and Pre simulation are carried out in cadence environment using spectre simulator under 90nm technology. The pre simulation results for the design shows a low power dissipation of 87uw for the comparator and 1.05mW and 1.984mW power dissipation for 3-bit and 4-bit Flash ADC respectively. The circuit operates with an input frequency of 25MHz and 1.5V supply with a conversion time of 2.162ns and 6.182ns for 3-bit and 4-bit ADC respectively. The ADC design can be used for low power and high speed applications. The proposed architecture can be extended to higher resolution. For the proposed architecture area optimization must be done in the future.

REFERENCES

- [1] Shubhara Yewale, Radheshyam Gamad "Design of Low Power and High Speed MOS Comparator for A/D Converter application", Wireless Engineering and Technology, 2012, 3, 90-95.
- [2] B. Razavi, "Deign of Analog CMOS Integrated Circuits," Tata McGraw-Hill, Delhi, 2002.
- [3] R. Wang, K. Li, J. Zhang and B. Nie, "A High Speed High Resolution Latch Comparator For-Pipeline ADC," 28-31.
- [4] Y. Degerli, N. Fourches, M. Rouger and P. Lut, "Low Power Autozeroed High-Speed Comparator for the Read-out Chain of a CMOS Monolithic Active Pixel Sensor Based Vertex Detector," IEEE Transactions on Nuclear Science, Vol. 50, No. 5, 2003, pp. 1-21.
- [5] Y. Sun, Y. S. Wang and F. C. Lai, "Low Power High Speed Switched Current Comparator," IEEE 14th Inter-national Conference, Ciechocinek, 21-23 June 2007, pp. 305-308.
- [6] M. Panchore and R. S. Gamad, "Low Power and High Speed CMOS Comparator Design Using 0.18 μ m Tech-nology," International Journal of Electronic Engineering Research, Research India Publications, Vol. 2, No. 1, 2010, pp. 71-77.
- [7] W. Rong, W. Xiaobo and Y. Xiaolang, "A Dynamic CMOS Comparator with High Precision and Resolution," IEEE Proceedings of 7th International Conference on So-lid-State and Integrated Circuits Technology, 18-21 Oc-tober 2004, pp. 1567-1570.
- [8] ShaileshRadhakrishnan, Mingzhen Wang, Chien-In Henry Chen, "Low-Power 4-b 2.5GSPS Pipelined Flash Analog-to-Digital Converters in 3um CMOS", IEEE Instrumentation and Measurement Technology Conference, vol. 1, pp. 287 – 292, May, 2005.
- [9] Chia-Nan Yeh and Yen-Tai Lai, "A Novel Flash Analog-to-Digital Converter", IEEE J, 2008.
- [10] G. M. Yin, F. Op'tEynde, and W. Sansen, "A high-speed CMOS comparator with 8-bit resolution", IEEE J. Solid - State Circuits, vol. 27, 1992.
- [11] A.V. Bapat, Dr. A. S. Gandhi, Dr. A. M. Dighe, "CMOS Implementation of Serial Flash Analog to Digital Converter", International Conference on VLSI, Communication & Instrumentation (ICVCI) 2011