

International Advanced Research Journal in Science, Engineering and Technology ISO 3297:2007 Certified ∺ Impact Factor 7.12 ∺ Vol. 9, Issue 10, October 2022 DOI: 10.17148/IARJSET.2022.91018

# Performance Analysis of RHBD 14T and 15T SRAM Cells Using Dual Rail Voltage Technique

## Dharma Teja Lanka<sup>1</sup>, S Rajendra Prasad<sup>2</sup>, K Srinivasa Rao<sup>3</sup>

Department of Electronics and Communication Engineering, Vallurupalli Nageswara Rao Vignana Jyothi Institute of

Engineering and Technology, Hyderabad, Telangana, India<sup>1</sup>

Department of Electronics and Communication Engineering, Vallurupalli Nageswara Rao Vignana Jyothi Institute of

Engineering and Technology, Hyderabad, Telangana, India<sup>2</sup>

Department of Electronics and Communication Engineering, Mallareddy Institute of Technology, Maisammaguda,

Dhullapally, Secunderabad, Telangana, India<sup>3</sup>

**Abstract:** Solar particles events (SPE) generate high radiation in memory devices if they are exposed to solar radiation for long hours. Especially in SRAM units, the occurrence of Single Event Upsets (SEU) fluctuates the magnitude of voltages. The severity of SEU leads to a change in the output bit of memory devices. Therefore, a dynamic fault management system with voltage protection is necessary with a self-adaptive multiprocessing platform. In this paper, a dual-rail voltage (DRV) scheme was applied on 14T SRAM devices, 15T SRAM devices, Modified 14T SRAM devices, and Modified 15T SRAM circuits. Here 22nm and 16nm technology-based FinFET, CNTFET, GNRFET along with transistors based on widths of the devices during pullup and pulldown modes are tested and performances are compared using read static noise margin (RSNM) and write static noise margin (WSNM). Circuits are implemented using Tanner 16.5 version. Using MATLAB, performance metrics like SNM, read delay and write delay are plotted. The DRV scheme minimizes the voltage utility rate and self-error correction was enhanced by replacing the PMOS units with NMOS on controlling mode. The optimized 16nm FinFET is 32.6% effective in terms of power and 17.9% effective in terms of delay. SRAM cells were demonstrated which minimized latency and low voltage operation with fault protect.

Keywords: SRAM, RHBD, space applications, radiation hardness, SEU.

## I. INTRODUCTION

Radiation hardening is used in electronic circuits to reduce the damage or malfunction of the circuit around nuclear reactors and in space due to the high ionising effect. In many cases, ionising radiation causes the malfunction of the circuit. In memory devices, the radiation ionising effect is known as a single event upset (SEU) [1, 2]. On the other hand, this radiation might not damage the memory,but it can still cause a malfunction in the operation of the device, which is known as multi-effect, and the combination part was named as Single Event Multi Upset effect (SEMU)

Today, many applications have an important need for low power consumption in integrated circuits. Many electronic industries such as mobile phone manufacturing units, automotive industry, digital devices such as cameras, TV'S require low power integrated system-on-chips for outer space applications. All of these applications required high-volume memory resources. This requirement leads to the design of low-power SRAM and a high memory devices.

Across all cache memory systems, SRAM is the most widely used block that takes up 90% of the memory block. In particular, SRAM has become an integral part of the data storage units. The SRAM term is commonly used for data storage, capture, and acting as an I / O (Input / Output) unit.

As a result of these units (SRAM), the pending leak power is generated and affects the battery duration in all electronic components. However, the importance of this particular component helps to increase research on reducing leakage capacity, achieve better performance with more efficiency and reduce energy consumption so that device can be used for longer duration. Reducing leakage capacity improves SRAM performance. Unfortunately, this may be less but can be reduced by the use of CMOS equipment.

The memory on the chip contributes to most of the power consumption to the SoCs, but due to their high-speed access they are mostly used resources on the chip. Energy dissipation is one of the key issues in designing SoC, but this is

# LARISET

## International Advanced Research Journal in Science, Engineering and Technology

IARJSET

## ISO 3297:2007 Certified 🗧 Impact Factor 7.12 😤 Vol. 9, Issue 10, October 2022

## DOI: 10.17148/IARJSET.2022.91018

integrated with devices due to its speed. Therefore, the direction of power dissipation in SRAM does not completely reduce the chip memory's power consumption but helps produce a reliable SoC.

In building a memory cell, we have several challenges: delays, power consumption, wave leaks, and location. However, the challenge in designing an SRAM cell is its stability. Here the stabilization is reminiscent of the fixed noise limit for the presence of DC noise. This is considered and measured using electrical transmission features. Setup graph as a DC volume value that helps change the SRAM cell status.

The device's low power consumption and portable features require SRAM as this is built with many processes that help to read and write data in memory units with small magnitude of provided voltages. The main goal of SRAM design is to improve cell size by adjusting the pre-charge circuit.

Hand-held devices are increasing in daily use, encouraging firm designers to upgrade low-power devices to maximize the required battery life and speed up operations. Virtually every user accesses these portable devices for entertainment, communications and much more. So a certain chip with all required capabilities is needed to improve system performance and reduce battery power consumption.

RAM cells that effectively provide reading and writing functions at low operating voltages and help most portable devices use low battery power and extend battery life which is mainly achieved after five years and has a limited size and weight of batteries. As new systems are invented, permanent SRAM depletion can be detected by a decrease in rotating voltage which greatly increases system power consumption.

High-speed, low-power SRAM cell advances in CMOS technology, effectively reduces leaks completely and can be used to build circular circuits that help achieve better performance through voltage variants and operators by not increasing operating costs and meeting system efficiency.

The major contributions of the paper are

- Designing 14T and 15T SRAM models, modified controlling strategy by replacing PMOS by NMOS in selfhealing approach and DRV based optimization testing with three terminals and four-terminal models.
- Testing RSNM and WSNM using various FET technologies on 22nm and 16nm.
- Calculating performance metrics and identifying the best model of all designed models.

The paper's organization is as follows, in section II, radiation hardness-based SRAM cells are discussed; section III deals with the design and mathematical representation of the system; section IV helps in understanding the DRV logic and SECTION V communicates the results obtained during the simulation. Section VI represents the paper's conclusion and works implemented considering the future directions of thework.

The related work on SRAM cells is so far completed in multiple transistor counts. An 11T SRAM-based bit capability technique is introduced in [1] for stability analysis. Its advanced model is a parallel SRAM cell.A 6T CMOS model is designed in [2] with the effect of the supply voltage can be adjusted through the width of the transistor. A reliable wireless Sensor Network SRAM is implemented for low power applications in [3].

In [4], Schmitt trigger 9T SRAM cell is designed. It's a new threshold SRAM operation. A memory vector-based Serial logic arithmetic SRAM cell is designed in 28nm technology using mentor graphics tools. The work can be extended to the programmable memory matrix computation [5]. In [6] A 7-nm technology, in which the highly scaled sixth generation of FinFETs and 256-Mb SRAM cells were developed by featuring extreme ultraviolet (EUV). A single and multi-bit SRAM is designed using the QDRII mechanism to identify the memory behavior [7].

A 10T parallel architecture-based SRAM is designed with drift technology [8]. A single gated FET architecture is designed by using 10T FFT SRAM [9]. SRAM cross-section technique is used for data retention for low power applications in [10]. The triple Modular Redundancy technique is presented in [11] to solve common mode failures. For efficient multimedia applications, single phase 6T SRAM design uses dual rail technology [12]. A 12T single bit SRAM design is presented for low-power applications [13]. Two port 1.45FJ/bot is presented in [14].

In [15], an asynchronous dual line SRAM cell is presented. A Single bit negative and positive trigging based SRAM design is designed in 65nm for high speed applications [16]. An adiabatic logic based dual rail SRAM cell is designed in [17]. An FD-SOI SRAM mechanism is presented for feature applications using 28nm technology [18]. Subthreshold SRAM and hybrid SRAM are designed for feature applications [19][20].



International Advanced Research Journal in Science, Engineering and Technology

ISO 3297:2007 Certified 🗧 Impact Factor 7.12 🗧 Vol. 9, Issue 10, October 2022

DOI: 10.17148/IARJSET.2022.91018

## II. PROPOSED SRAM CELLS

## I.1 Working of 14T SRAM CELL WITH DRV

The proposed SRAM bit-cell comprises six PMOS transistors (M3-M8) and eight NMOS transistors (M1, M2, M9-M14), as displayed in Fig. 1. The RHBD 14T SRAM bit-cell is fabricated utilising four stacked inverters Inv1, Inv2, Inv3, and Inv4.



#### Figure I: Proposed 14T SRAM CELL with DRV

The Inv1 (Inv2) inverter is attempted to keep the NMOS contraption with a low Vth M7 (M8) semiconductor between the M3 (M4) and M1 (M11) semiconductor of the typical inverter. Also, the Inv3 (Inv4) inverter works by keeping the VOS PM V semiconductor low M7 (M8) between M4 (M5) and M11 (M12) semiconductors in like way.

Dual Rail voltage (DRV) scheme is implemented in the proposed 15T SRAM to improve the performance. The proposed 14T SRAM cell consists of 14 transistors configuration, which provides high stability; the modified DRV 14T SRAM cell is able to reduce the power dissipation through minimizing leakage current.

SRAM memory is most of the time in hold mode, so leakage current is dominant during hold mode, the power dissipation is also very high. So the leakage current in the hold mode is reduced with the proposed memory configuration using 4 terminal transistors, where body terminal can be accessed by dual rail voltage generated by cell storage data. The stacked transistors (PMOS-M9, M10 and NMOS-M7, M8) are replaced with 4 terminal transistors.

The body terminals of these stacked transistors are accessed by the memory nodes (Q,Qb). The leakage current component in hold-'0' state (logic '0' at node-Q and logic '1' at node-Qb) occurs through M4, M7 and M12 (OFF). Threshold voltage depends on body voltage, so 4th terminal (body) is controlled by node-Qb with high voltage.

So threshold voltage of M7 is increased to reduce the leakage. Similarly the leakage current components in hold-'1' state (logic '1' at node-Q and logic '0' at node-Qb) occurs through M5, M8 and M13 (OFF). 4th terminal (body) of M8 is controlled by node-Q with high voltage. So threshold voltage of transistor (M8) is increased to reduce the leakage current.

## I.2 Working of 15T SRAM CELL WITH DRV

In the proposed SRAM configuration, MOSFET is supplanted by FinFET, CNTFET and GNRFET based semiconductors. The SRAM cell Contains 15 semiconductors of which M3, M4, M5, M6, M7, M8, M9, M10, M11, M14 and M15 constructs a drag organisation, and the M1, M2, M12, and M13 assemble a drag organisation.

# LARISET

International Advanced Research Journal in Science, Engineering and Technology

IARJSET

ISO 3297:2007 Certified 🗧 Impact Factor 7.12 🗧 Vol. 9, Issue 10, October 2022



Figure II Proposed 15T SRAM Cell with DRV

The bit cell configuration fuses a mix of semiconductors in piece cell geography contrasted with 6T SRAM, exchanging with superior execution and low power utilisation. This approach is utilised as a reaction strategy to reduce the expanded power utilisation. The 15T SRAM bitcell is designed by stacking at least two semiconductors in every inverter where the inverters are associated equally. For proficiency work, Bit Line (BL) and Word Line (WL) are obligatory; the cell utilises five signals to be specific BL, BLN, WWL (Write Word Line), RWL (Read Word Line ) and RBL (Read Bit Line.). The SRAM working in 3 distinct ways is depicted below.

Dual Rail voltage (DRV) scheme is also implemented in the proposed 15T SRAM cell architecture to improve the performance. The proposed 15T SRAM cell consists of 15 transistors configuration, which provides more stability than 14T SRAM cell. Static power dissipation is reduced with reducing the leakage current components with DRV technique. Feedback cutting transistor (M15) reduces the switching activities due to disturbance at memory nodes (node-Q, Node-Qb). So, dynamic power dissipation is reduced with proposed 15T SRAM cell. So total power dissipation is observed minimum than previous cases.

SRAM accomplishes both proficiency work, and the composting cycle started 15T SRAM is finished by calling frail reaction hubs. Slender lines are associated with record access semiconductors and keep on being constrained by the line of text. The ideal worth entered in a bit line can be rationale 0 or 1. For instance, on the off chance that rationale will be composed, then BL = 0 and BLN = 1 and for the situation assuming rationale one is composed, BL = 1 and BLN = 0 qualities are immunised. Whenever you have set the piece line esteems, the line of words is empowered to enact and make the worth put away in the association cycle.

At an inventory voltage of around 0.9V piece rate, BL and BLN are given - 0.9V and 0V with PP = 60ns and PW = 30ns. Then, at that point, the line lines are inoculated to do the necessary composing work. WWL demands that - 0.9V with PP = 60ns and PW = 30ns separately RWL is set to 0.9V and PP = 80ns and PW = 40ns individually. Here in the above signal highlights, when the compose signal is immunised, the SRAM Q yield delivers the contrary worth of the real yield. To compose rationale 0, a bit line is immunised in rationale 1, and a line of words is set while composing rationale one and a thin line is set to rationale 0, and a line of words is inoculated.

## III. DRV SRAM CELL FOR POWER AND LATENCY OPTIMIZATION

All the devices in both circuits discussed underwent biasing for sub-threshold voltage region ( $V_T$ ) and except the data outputs Q  $\&\overline{Q}$  as these nodes were subjected to leakage currents. On proceeding to mathematical modelling of the system we got 2 assumptions in the system

- 1. Leakage currents were negligible across all devices.
- 2. The leakage current around V<sub>T</sub>were only considered for operations and currents across other devices were negligible and left out.



International Advanced Research Journal in Science, Engineering and Technology

ISO 3297:2007 Certified 🗧 Impact Factor 7.12 😤 Vol. 9, Issue 10, October 2022

DOI: 10.17148/IARJSET.2022.91018

Therefore, current against V<sub>T</sub> devices in the circuit is given as below

$$\begin{split} I_{i} &= A_{i} e^{\frac{V_{GS}}{n_{i}\phi_{T}}} \bigg(1 - e^{\frac{V_{DS}}{\phi_{T}}}\bigg) \\ A_{i} &= S_{i} I_{0} \exp \bigg(\frac{-V_{th}}{n_{i}\phi_{T}}\bigg) \end{split}$$

Where W/L ratio is given by S<sub>i</sub>, on all conditions of leakage currents the  $V_{GS} = V_T$  and  $\varphi_T = \frac{\kappa_T}{q}$  as thermal voltage.

As it was evident that the radiation hardness process was raised due to thermal instability of outer space temperature. The effect of temperature on voltage will be existed and needs to be adjusted. In this paper, thermal voltage optimization and minimization of voltage utility were also observed.

So DRV based thermal voltage stability was acquired and opted for the implementation of the system.

$$DRV_{initial} = \varphi_T 1(d_2^{-1} + d_3^{-1})^{-1} + \log(d_3^{-1} + d_4^{-1}) \frac{A_4}{A_2 A_3} \left( \frac{A_5}{d_2} + \frac{A_2}{(d_1^{-1} + d_2^{-1})^{-1}} \right)$$

And the above equation controls the output voltage at port Q  $\&\overline{Q}$  for voltage at Q was studied here as V<sub>Q</sub> and is given by

$$V_{Q} = \phi_{T} * \left(\frac{A_{1} + A_{5}}{A_{2}}\right) \exp\left(\frac{-DRV_{1}}{d_{2}\phi_{T}}\right)$$

And for voltage control at  $\overline{Q}$  it is given by

$$V_{\bar{Q}} = DRV_{initial} - \phi_T \frac{A_4}{A_3} exp\left(\frac{-DRV_1}{d_3\phi_T}\right)$$

Finally the previous value that stored in the top four devices to verify and control the output is controlled using

$$DRV = DRV_{initial} + \left[\frac{V_Q}{2} + \frac{DRV_{initial} - V_{\overline{Q}_{n_2}}}{2}\right]$$

From the above mathematical model equations the optimization was processed by the change in the voltage of operation when there is change in thermal conductivity in the outer space and this is processed using change in thermal which effects the complete system and this is controlled by using

$$\Delta DRV = DRV_0 + \sum_i \alpha_i \frac{\Delta S_i}{S_i} + \sum_i b_i \Delta V_T + c\Delta T$$

And this effects the static noise margin levels of memory devices in both read and write modes but DRV gets active only change observed in SNM as SNM in any mode drives towards zero its get compensated by DRV and made it high.

This minimizes the probability of fault occurrence in the system by securing the previous and present values of the system. The optimized faultiness system moves towards identical slope of nominal SNM with respect to  $V_{DD}$  and accepts the controlling of noise margin in any of the mode.

The mean and standard deviation are the 2 major aspects considered for SNM in both the modes of SRAM cell. The DRV optimization helps in predicting the faultiness of the memory cell in advance and provides solution by minimizing the error with low power and no cost of latency here.

#### IV. RESULTS AND DISCUSSIONS

In table I the14 T 3 terminal results were compared with existing technologies and yields in 3 to 8% variation in power, 4 to 6% in area and less than 1% effective in compared with existing 22nm technologies like CMOS, FINFET, CNT.



## International Advanced Research Journal in Science, Engineering and Technology

IARJSET

## DOI: 10.17148/IARJSET.2022.91018

		22nm	SRAM			16nm SRAM				DRV 16nm SRAM			
Perform ance Metrics	CM OS	FINF ET	CNT FET	GNR FET	CM OS	FINFE T	CNTF ET	GNRF ET	CM OS	FINFE T	CNTF ET	GNRF ET	
POWE R (nW)	10.8 4	10.27 09	10.03 98	9.643 232	5.42	5.1354 5	5.0199	4.8216 16	3.46 88	3.2866 88	3.2127 36	3.0858 342	
TOTAL AREA (µm)	7.1	6.727 25	6.575 8	6.316 139	7.1	6.7272 5	6.5758	6.3161 39	7.1	6.7272 5	6.5758	6.3161 39	
DELA Y (pS)	5.8	5.495 5	5.371 851	5.159 663	2.78 4	2.6378 4	2.5784 885	2.4766 382	0.98 6	0.9342 35	0.9132 147	0.8771 427	
READ DELA Y (pS)	292. 82	277.4 47	271.2 044	260.4 918	219. 615	208.08 525	203.40 33	195.36 885	175. 692	166.46 82	162.72 264	156.29 508	
WRITE DELA Y (pS)	17.6 4	16.71 39	16.33 784	15.69 249	13.2 3	12.535 425	12.253 38	11.769 368	10.5 84	10.028 34	9.8027 04	9.4154 94	
WSM	597.	565.7	553.0	531.2	447.	424.34	414.79	398.41	358.	339.47	331.83	318.72	
(mV)	14	902	599	14	855	265	493	05	284	412	594	84	
RSNM (mV)	98.9 9	93.79 303	91.68	88.06 122	74.2 425	70.344 773	68.76	66.045 915	59.3 94	56.275 818	55.008	52.836 732	

Table I: 14T with 3 terminals

In table II the14 T 4 terminal results were compared with existing technologies and yields in 3.4 to 7.8% variation in power, 4.2 to 6.3% in area and less than 1% effective in comparison with existing 22nm technologies like CMOS, FINFET, CNT.

	22nm SRAM					16nm	SRAM		DRV 16nm SRAM			
Perfor mance Metrics	CMO S	FINF ET	CNT FET	GNR FET	CMO S	FINF ET	CNTF ET	GNR FET	CMO S	FINF ET	CNTF ET	GNR FET
POWE R (nW)	10.70 45	10.14 251	9.914 307	9.522 692	5.352 25	5.071 255	4.957 1535	4.761 346	3.425 44	3.245 6032	3.172 5782	3.047 2614
TOTA L AREA (µm)	7.011 25	6.643 159	6.493 688	6.237 188	7.1	6.727 25	6.575 8	6.316 139	7.1	6.727 25	6.575 8	6.316 139
DELA Y (pS)	5.727 5	5.426 806	5.304 703	5.095 167	2.749 2	2.604 8669	2.546 2574	2.445 6802	0.973 675	0.922 557	0.901 7995	0.866 1784
READ DELA Y (pS)	289.1 598	273.9 789	267.8 143	257.2 357	216.8 6985	205.4 8418	200.8 6073	192.9 2678	173.4 9588	164.3 8734	160.6 8858	154.3 4142
WRITE DELA Y (pS)	17.41 95	16.50 498	16.13 361	15.49 634	13.06 4625	12.37 8735	12.10 0208	11.62 2255	10.45 17	9.902 988	9.680 166	9.297 804
WSNM (mV)	589.6 758	558.7 178	546.1 466	524.5 738	442.2 5685	419.0 3835	409.6 0995	393.4 3035	353.8 0548	335.2 3068	327.6 8796	314.7 4428
RSNM (mV)	97.75 263	92.62 061	90.53 665	86.96 045	73.31 4473	69.46 5458	67.90 2488	65.22 0338	58.65 1578	55.57 2366	54.32 199	52.17 627

Table II: 14T with 4 terminals



## International Advanced Research Journal in Science, Engineering and Technology

IARJSET

## ISO 3297:2007 Certified $\ \ \asymp \$ Impact Factor 7.12 $\ \ \asymp \$ Vol. 9, Issue 10, October 2022

## DOI: 10.17148/IARJSET.2022.91018

In table III the15 T 3 terminal results were compared with existing technologies and yields in 1 to 2% variation in power, 0.2 to 0.6% in area and less than 1% effective in comparison with existing 22nm technologies like CMOS, FINFET, CNT

		22nm	SRAM		16nm SRAM				DRV 16nm SRAM			
Perfor mance Metrics	CMO S	FINF ET	CNT FET	GNR FET	CMO S	FINF ET	CNTF ET	GNR FET	CMO S	FINF ET	CNTF ET	GNR FET
POWE R (nW)	10.57 069	10.01 573	9.790 378	9.403 658	5.285 345	5.007 865	4.895 189	4.701 829	3.382 6208	3.205 0336	3.132 921	3.009 1706
TOTA L AREA (µm)	6.923 609	6.560 12	6.412 517	6.159 223	7.1	6.727 25	6.575 8	6.316 139	7.1	6.727 25	6.575 8	6.316 139
DELA Y (pS)	5.655 906	5.358 971	5.238 394	5.031 478	2.714 8349	2.572 3061	2.514 4291	2.415 1094	0.961 504	0.911 0251	0.890 527	0.855 3513
READ DELA Y (pS)	285.5 453	270.5 541	264.4 667	254.0 202	214.1 5898	202.9 1558	198.3 5003	190.5 1515	171.3 2718	162.3 3246	158.6 8002	152.4 1212
WRITE DELA Y (pS)	17.20 176	16.29 866	15.93 194	15.30 263	12.90 132	12.22 3995	11.94 8955	11.47 6973	10.32 1056	9.779 196	9.559 164	9.181 578
WSM (mV)	582.3 048	551.7 338	539.3 198	518.0 167	436.7 286	413.8 0035	404.4 8985	388.5 1253	349.3 8288	331.0 4028	323.5 9188	310.8 1002
RSNM (mV)	96.53 072	91.46 285	89.40 494	85.87 345	72.39 804	68.59 7138	67.05 3705	64.40 5088	57.91 8432	54.87 771	53.64 2964	51.52 407

Table III: 15T with 3 terminals

In table IV the15 T 4 terminal results were compared with existing technologies and yields in 1 to 2% variation in power, 0.2 to 0.6% in area and less than 1% effective in comparison with existing 22nm technologies like CMOS, FINFET, CNT

		22nm	SRAM			16nm SRAM				DRV 16nm SRAM			
Perfor mance Metrics	CMO S	FINF ET	CNT FET	GNR FET	CMO S	FINF ET	CNTF ET	GNR FET	CMO S	FINF ET	CNTF ET	GNR FET	
POWE	10.43	9.890	9.667	9.286	5.219	4.945	4.833	4.643	3.340	3.164	3.093	2.971	
R(nW)	856	536	999	113	28	268	9995	0565	3392	9715	7597	5562	
TOTA L AREA (µm)	6.837 064	6.478 118	6.332 361	6.082 232	7.1	6.727 25	6.575 8	6.316 139	7.1	6.727 25	6.575 8	6.316 139	
DELA	5.585	5.291	5.172	4.968	2.680	2.540	2.482	2.384	0.949	0.899	0.879	0.844	
Y (pS)	207	984	914	584	8994	1523	9987	9203	4852	6373	3954	6593	
READ DELA Y (pS)	281.9 759	267.1 722	261.1 608	250.8 45	211.4 8193	200.3 7915	195.8 706	188.1 3375	169.1 8554	160.3 0332	156.6 9648	150.5 07	
WRITE DELA Y (pS)	16.98 673	16.09 493	15.73 279	15.11 135	12.74 0048	12.07 1198	11.79 9593	11.33 3513	10.19 2038	9.656 958	9.439 674	9.066 81	
WSM	575.0	544.8	532.5	511.5	431.2	408.6	399.4	383.6	345.0	326.9	319.5	306.9	
(mV)	26	371	783	415	695	2783	3373	5613	156	0226	4698	249	
RSNM	95.32	90.31	88.28	84.80	71.49	67.73	66.21	63.60	57.19	54.19	52.97	50.88	
(mV)	408	957	738	003	306	9678	5535	0023	4448	1742	2428	0018	

Table IV:15T with 4 terminals



International Advanced Research Journal in Science, Engineering and Technology ISO 3297:2007 Certified ∺ Impact Factor 7.12 ∺ Vol. 9, Issue 10, October 2022 DOI: 10.17148/IARJSET.2022.91018



**Figure Performance Metrics** 



Figure RSNM AND WSNM for GFET BASED 15T SRAM

## V. CONCLUSIONS

Various technologies and their performance of designed memory cells are compared, which can be used for space applications. These DRV memory cells possess high radiation limit hardness and reduce the corruption of data bits. The proposed model minimises the hardness effect, and soft error correction is also implemented with minimal current requirement using an inbuilt design. As a result, the effective power reduced by 32.8% and the delay factor reduced by 16.8% compared to existing approaches on the maximum scale. Out of all the technologies, 16nm GNRFET under DRV yields the best results on a comparative scale.

## REFERENCES

 M. Brown and B. Lakshmi, "Investigation of Radiation Hardened TFET SRAM Cell for Mitigation of Single Event Upset," in IEEE Journal of the Electron Devices Society, vol. 8, pp. 1397-1403, 2020, DOI: 10.1109/JEDS.2020.3002265.

# LARISET

International Advanced Research Journal in Science, Engineering and Technology

IARJSET

## ISO 3297:2007 Certified 🗧 Impact Factor 7.12 🗧 Vol. 9, Issue 10, October 2022

## DOI: 10.17148/IARJSET.2022.91018

- [2] T. Li, H. Liu and H. Yang, "Design and Characterization of SEU Hardened Circuits for SRAM-Based FPGA," in IEEE Transactions on Very Large scale integration (VLSI) Systems, vol. 27, no. 6, pp. 1276-1283, June 2019, DOI: 10.1109/TVLSI.2019.2892838.
- [3] A. Haran et al., "Single-Event Upset Tolerance Study of a Low-Voltage 13T radiation-hardened SRAM Bitcell," in IEEE Transactions on Nuclear Science, vol. 67, no. 8, pp. 1803-1812, Aug. 2020, DOI: 10.1109/TNS.2020.3002654.
- [4] S. Pal, D. D. Sri, W. -H. Ki and A. Islam, "Highly Stable Low Power Radiation Hardened Memory-by-Design SRAM for Space Applications," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 6, pp. 2147-2151, June 2021, DOI: 10.1109/TCSII.2020.3042520.
- [5] Y. Han et al., "Radiation Hardened 12T SRAM With Crossbar-Based Peripheral Circuit in 28nm CMOS Technology," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 7, pp. 2962-2975, July 2021, DOI: 10.1109/TCSI.2021.3074699.
- [6] C. Naga Raghuram, B. Gupta and G. Kaushal, "Double Node Upset Tolerant RHBD15T SRAM Cell Design for Space Applications," in IEEE Transactions on Device and Materials Reliability, vol. 20, no. 1, pp. 181-190, March 2020, DOI: 10.1109/TDMR.2020.2970089.
- [7] M. S. M. Siddiqui, S. Ruchi, L. Van Le, T. Yoo, I. Chang and T. T. Kim, "SRAM Radiation Hardening Through Self-Refresh Operation and Error Correction," in IEEE Transactions on Device and Materials Reliability, vol. 20, no. 2, pp. 468-474, June 2020, DOI: 10.1109/TDMR.2020.2994769.
- [8] C. Peng et al., "Radiation-Hardened 14T SRAM Bitcell With Speed and Power Optimized for Space Application," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 27, no. 2, pp. 407-415, Feb. 2019, DOI: 10.1109/TVLSI.2018.2879341.
- [9] J. Wang, J. Prinze, A. Coronetti, S. Thys, R. G. Alia and P. Leroux, "Study of SEU Sensitivity of SRAM-Based Radiation Monitors in 65-nm CMOS," in IEEE Transactions on Nuclear Science, vol. 68, no. 5, pp. 913-920, May 2021, DOI: 10.1109/TNS.2021.3072328.
- [10] D. Kobayashi et al., "Process Variation Aware Analysis of SRAM SEU Cross Sections Using Data Retention Voltage," in IEEE Transactions on Nuclear Science, vol. 66, no. 1, pp. 155-162, Jan. 2019, DOI: 10.1109/TNS.2018.2882221.
- [11] Y. Han, X. Cheng, J. Han and X. Zeng, "Radiation-Hardened 0.3–0.9-V Voltage-Scalable 14T SRAM and Peripheral Circuit in 28-nm Technology for Space Applications," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 4, pp. 1089-1093, April 2020, doi: 10.1109/TVLSI.2019.2961736.
- [12] C. I. Kumar and B. Anand, "A Highly Reliable and Energy Efficient Radiation Hardened 12T SRAM Cell Design," in IEEE Transactions on Device and Materials Reliability, vol. 20, no. 1, pp. 58-66, March 2020, DOI: 10.1109/TDMR.2019.2956601.
- [13] A. Elwailly, J. Saltin, M. J. Gadlage and H. Y. Wong, "Radiation Hardness Study of LG = 20 nm FinFET and Nanowire SRAM Through TCAD Simulation," in IEEE Transactions on Electron Devices, vol. 68, no. 5, pp. 2289-2294, May 2021, DOI: 10.1109/TED.2021.3067855.
- [14] E. Wilson, S. Larsen, C. Wilson, C. Thurlow and M. Wirthlin, "Neutron Radiation Testing of a TMR VexRiscv Soft Processor on SRAM-Based FPGAs," in IEEE Transactions on Nuclear Science, vol. 68, no. 5, pp. 1054-1060, May 2021, DOI: 10.1109/TNS.2021.3068835.
- [15] S. Pagliarini, L. Benites, M. Martins, P. Rech and F. Kastensmidt, "Evaluating Architectural, Redundancy, and Implementation Strategies for Radiation Hardening of FinFET Integrated Circuits," in IEEE Transactions on Nuclear Science, vol. 68, no. 5, pp. 1045-1053, May 2021, DOI: 10.1109/TNS.2021.3070643.
- [16] J. Prinze, S. Thys, B. Van Bockel, J. Wang, V. De Smedt and P. Leroux, "An SRAM-Based Radiation Monitor With Dynamic Voltage Control in 0.18- \$\mu\$ m CMOS Technology," in IEEE Transactions on Nuclear Science, vol. 66, no. 1, pp. 282-289, Jan. 2019, DOI: 10.1109/TNS.2018.2885693.
- [17] S. Pal, S. Mohapatra, W. -H. Ki and A. Islam, "Design of Soft-Error-Aware SRAM With Multi-Node Upset Recovery for Aerospace Applications," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 68, no. 6, pp. 2470-2480, June 2021, DOI: 10.1109/TCSI.2021.3064870.
- [18] Q. Zhao, C. Peng, J. Chen, Z. Lin and X. Wu, "Novel Write-Enhanced and Highly Reliable RHPD-12T SRAM Cells for Space Applications," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 3, pp. 848-852, March 2020, DOI: 10.1109/TVLSI.2019.2955865.
- [19] A. Yan et al., "Novel Speed-and-Power-Optimized SRAM Cell Designs With Enhanced Self-Recoverability From Single- and Double-Node Upsets," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 67, no. 12, pp. 4684-4695, Dec. 2020, DOI: 10.1109/TCSI.2020.3018328.
- [20] D. Kobayashi et al., "Data-Retention-Voltage-Based Analysis of Systematic Variations in SRAM SEU Hardness: A Possible Solution to Synergistic Effects of TID," in IEEE Transactions on Nuclear Science, vol. 67, no. 1, pp. 328-335, Jan. 2020, DOI: 10.1109/TNS.2019.2956760.

128



International Advanced Research Journal in Science, Engineering and Technology

## ISO 3297:2007 Certified 🗧 Impact Factor 7.12 😤 Vol. 9, Issue 10, October 2022

## DOI: 10.17148/IARJSET.2022.91018

- [21] N. R. CH, B. Gupta and G. Kaushal, "Single-Event Multiple Effect Tolerant RHBD14T SRAM Cell Design for Space Applications," in IEEE Transactions on Device and Materials Reliability, vol. 21, no. 1, pp. 48-56, March 2021, DOI: 10.1109/TDMR.2021.3049215.
- [22] E. Keren, S. Greenberg, N. M. Yitzhak, D. David, N. Refaeli and A. Haran, "Characterization and Mitigation of Single-Event Transients in Xilinx 45-nm SRAM-Based FPGA," in IEEE Transactions on Nuclear Science, vol. 66, no. 6, pp. 946-954, June 2019, DOI: 10.1109/TNS.2019.2916151.
- [23] L. Wen, Y. Zhang and P. Wang, "Radiation-Hardened, Read-Disturbance-Free New-Quatro-10T Memory Cell for Aerospace Applications," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 28, no. 8, pp. 1935-1939, Aug. 2020, DOI: 10.1109/TVLSI.2020.2991755.
- [24] W. Liao et al., "Impact of the Angle of Incidence on Negative Muon-Induced SEU Cross Sections of 65-nm Bulk and FDSOI SRAMs," in IEEE Transactions on Nuclear Science, vol. 67, no. 7, pp. 1566-1572, July 2020, DOI: 10.1109/TNS.2020.2976125.
- [25] A. Pérez-Celis, C. Thurlow and M. Wirthlin, "Identifying Radiation-Induced Micro-SEFIs in SRAM FPGAs," in IEEE Transactions on Nuclear Science, vol. 68, no. 10, pp. 2480-2487, Oct. 2021, DOI: 10.1109/TNS.2021.3108572.